# Inference Architectures @Xilinx

Graham Schelle, PhD Principal Engineer Xilinx Research Labs



# **Xilinx Headlines**





Children's Hospital of Philadelphia And Edico Genome Achieve Fastest-Ever Analysis Of 1,000 Genomes



Twitch Chooses Xilinx to Enable its Broadcast-quality Livestream of eSports

© Copyright 2018 Xilinx

# Agenda

- Xilinx Adaptive Architectures
- Inference Architectures
- Open Source



# **Xilinx Adaptive Architectures**



Traditionally, FPGAs for massively data-parallel applications

# **Xilinx Adaptive Architectures**





Traditionally, FPGAs for massively data-parallel applications

In 2011, Zynq introduced (ZU+ in 2015) ARM CPUs added for embedded applications

E XILINX.

# Xilinx Adaptive Architectures – Alveo & Versal





In 2018, Alveo introduced Accelerator cards for data center workloads Coming in 2019, Versal Platform Adaptive compute acceleration platform (ACAP)

## **Inference Architectures**





# **Inference Architectures – Evolving Frameworks**



## Increasing, Evolving Workloads

- >> New acceleration needs & algorithms
- >> ML "infused" in many applications
- >> Adaptable HW a key benefit

# **Inference Architectures – Evolving Frameworks**



#### Increasing, Evolving Workloads

- >> New acceleration needs & algorithms
- >> ML "infused" in many applications
- >> Adaptable HW a key benefit

#### Move to Lower Precision

- >> ML inference moving to INT8 & lower
- >> Better Perf/W with similar accuracy
- Xilinx devices natively support variable precision

#### Compressed Networks

- >> Higher performance with reduced compute / memory needs
- Pruning & load balancing to match network requirements

# **Inference Architectures – Evolving Workloads**



#### Increasing, Evolving Workloads

- >> New acceleration needs & algorithms
- >> ML "infused" in many applications
- >> Adaptable HW a key benefit

## Move to Lower Precision

- >> ML inference moving to INT8 & lower
- >> Better Perf/W with similar accuracy
- Xilinx devices natively support variable precision

## **Compressed Networks**

- >> Higher performance with reduced compute / memory needs
- >> Pruning & load balancing to match network requirements

# **Inference Architectures – Evolving Workloads**



#### Increasing, Evolving Workloads

- >> New acceleration needs & algorithms
- >> ML "infused" in many applications
- >> Adaptable HW a key benefit

## Move to Lower Precision

- >> ML inference moving to INT8 & lower
- >> Better Perf/W with similar accuracy
- >> Xilinx devices natively support variable precision

## **Compressed Networks**

- >> Higher performance with reduced compute / memory needs
- Pruning & load balancing to match network requirements

# **Inference Architectures – Precision vs Power**

## FPGA:



#### Target Device ZU7EV • Ambient temperature: 25 °C • 12.5% of toggle rate • 0.5 of Static *Probability* • *Power reported for PL accelerated block only*

#### **ASIC:**

		Relative Energy Cost
Operation:	Energy (pJ)	
8b Add	0.03	
16b Add	0.05	
32b Add	0.1	
16b FP Add	0.4	
32b FP Add	0.9	
8b Mult	0.2	
32b Mult	3.1	
16b FP Mult	1.1	
32b FP Mult	3.7	
32b SRAM Read (8KB)	5	
32b DRAM Read	640	
		1 10 100 1000 1000

Source: Bill Dally (Stanford), Cadence Embedded Neural Network Summit, February 1, 2017

> Michaela Blott, Hot Chips 2018 Tutorial, "Overview of Deep Learning and Computer Architectures for Accelerating DNNs"

> > E XILINX.

Rybalkin, V., Pappalardo, A., Ghaffar, M.M., Gambardella, G., Wehn, N. and Blott, M. "FINN-L: Library Extensions and Design Tradeoff Analysis for Variable Precision LSTM Networks on FPGAs."

# Xilinx Cloud Inference - ML Suite Overlays with xDNN

#### Adaptable



- Built in Programmable Logic
- High Utilization, Thput or Latency Variants
- CPU offload for new layer exploration



On-prem and cloud boards



# Xilinx Edge Inference - DeePhi



"Learning both Weights and Connections for Efficient Neural Networks", NeurIPS 2015

"EIE: Efficient Inference Engine on Compressed Deep Neural Network", ISCA 2016

"ESE: Efficient Speech Recognition Engine with Compressed LSTM on FPGA", FPGA 2017

# Xilinx Edge Inference - DeePhi



"Learning both Weights and Connections for Efficient Neural Networks", NeurIPS 2015

"EIE: Efficient Inference Engine on Compressed Deep Neural Network", ISCA 2016

"ESE: Efficient Speech Recognition Engine with Compressed LSTM on FPGA", FPGA 2017





# **Cloud & Edge Integration**

#### G P S W S 4 0

# Integrate the AWS Cloud with Responsive Xilinx Machine Learning at the Edge

Richard Elberger Partner Solutions Architect AWS Wesley Skeffington Principal Architect – Industrial & Medical Xilinx



DOCUS, Amsterniants Services, Inc. or its affiliates. All rights reserved.



David Holkgroze + 2nd Manager Clock for solling at Delotter (c) - Ld ted

Great workshop on "SageMaker Machine beaming at the Edge with % Incland /WS', on a Maco/ed and Ultra 95

...see more

- - -



re:Invent

# Xilinx and Open Source





# **Xilinx and Open Source**

## PYNQ

Name (1998)	(masang jin	WIX UND D	Channery a	Carlos an Arm in
fine (Proclashing to 27%) 	D Westeringengen			1.4
(SMP and	p7 in order	0 Ø alson	LL 21 se labele s	6-112   Circo
lant same - line pil re	per s		Group new hit - Aplant hits	bette Georgeseterte
🛐 manatai ataini (.	Alebadia et verdelavik PMD			Gentermit 2000 Almost
iii innit	assessment of the first second cover and cover the contract function from the			Cost and
in des.	Egolair Ioaling an my Lytgyni WHE			files ap-
E et se	and the second state of the second state of the second state $\mathcal{O}(\mathcal{O}(\mathcal{O}))$			4 day ers
MARK .	the state many particular structures to \$10 m (1945)			anyny
N videlwar	helical DP house of values			Ansala ana
R crown	approxy management			2 particip
2 gimmilia	the entropy of	and a lease share		Emerica spr
g contractor and a	ran a developed			s brands
2 analog	apple excitation			A months sign
C-140/0 g	Epileir duryship for 423 and 42.0485 ayer scene pointer, 871.0			Emails age
D DEBONITOR	Avera Trill (MITC) C			here with a sign
g layong	Initial Extensioning Secula	s and genny		2 particips
N ebuar	Deriver Inserv Drift			A read a real
MARKED and				/



2007 Compare some projektion ätter til states i sog in dispersivelik forste still Zyop 2020 på som til Systema 2016 og 2020 State for System i og page om til sams yndepersoner op in til de som i valge og som die kop utde missegroomset in gengte bulle men oppide and weiding enhedded systems anna sin en op operativ hybrite op de som op in ander som internetien with

#### **Quantized Neural Networks**

I Silino / Real (Mean)		Constant in the	and at the in
o tabl () itself 10	() пагланаз 3 — Штаназ 3 — Ника	<u>in</u> wapen	
lo developing solveds and	inpress pression!		
37 annis	prisoni Qiteleve	AL DESCRIPTION OF	-@-ROLCOMP
Funda maria 🔹 Bernyadh	nom i	Senis war fit is U.S. et Fier	Red Mar Construction
بوالمرجا لمتموطير 🚺	To had be also as a second of a 10% base		м холо канантаулар
in hea	Pringel Apple for Labors also ratio and all the	w.	Zágag
in coloria	Alded count to PHO = (Utable Added even	Development	
in two	Adved support for PNQ or USAR. Added sources	dentifi firme i problem	I media age
E CONTRACTIONS	Uplose: CONTROL/TRICome		21000000
E ULADA	1/0013-00/10		a years ago
C MINING.	Mitchiser white and included damparelal jube	WWO DOLLARS	Zonenage
E N MAR AN	правляется с		casarsage
E there	Adved upped to PTRL e (Ubds. Added every	de diffice (preas	2 meetin age

PREADVING

#### BNN-PYNQ PIP INSTALL Package

This type contains the dip install package for downized Neural Network (2006) on Aritis. Two different network populagies are here included a servery China ed. 100 as described in the TMM Coper. Many there are excitigining picture available as gravitage different processor for morphic and estimations.

- Ebbrueights and Ebblactivedon (Wirklighter GRV and LPC)
- Ebbrydghol and 2 bit activation (WEA2) for GHV and LFC.
- 2 bit weigh a end 2 bit activation (W242) for GHV

We capped 2 Liondo for Ladden narodencian which are Fyrey 21. Fyrey 21 and Ut of 6 (+1) 2002 in apply

## Xilinx Runtime for PCIe Attached FPGAs

\$1.54 com	ю можен	CANNER	<u>11</u> = 00 m 0	409	¢ ner bece
inst sur-	har pair regura		Grow on the lay	and the Post in	One or descent of
🚊 et salten härpes	or repaid Physics diamailary Missia 12			Line or	nt same shere an
in hald	Optional designation for 2210, an	i dan selap bander film (K	wj.		T days age
000	Mark DAA ng Karang wata Aka sa	separated			s dage ogs
1 (C)	Megapit repeat FMD from Crawn	ria (Miteriel gil)			Z bove age
in terms	Paralain/aged link_lag				10 slage app
E) altianos	Minor test dieser vo				25 days age
B n that	Update topicity (CDVCE file				1 marcha ago
NUMBER OF STREET	Capable REPORT of C				hdapi aga
W READWLER					
Xilinx	Runtime				
00.	MA (1994) ML (1994)				
_					

...More on <u>www.github.com/Xilinx</u>

# **Xilinx and Open Source**

## PYNQ

Name (1998)	(masang jin	WIX UND D	Channery a	Carlos an Arm in
fine (Proclashing to 27%) 	D Westeringengen			1.4
(SMP and	p7 in order	0 Ø alson	LL 21 se labele s	6-112   Circo
lant same - line pil re	per s		Group new hit - Aplant hits	bette Georgeneterter
🛐 manatai ataini (.	Alebadia et verdelavik PMD			General Carlos Annos
iii innh	assessment of the first second cover and cover the contract function from the			Cost and
in des.	Egolair Ioaling an my Lytgyni WHE			files ap-
E et se	and the second state of the second state of the second state $\mathcal{O}(\mathcal{O}(\mathcal{O}))$			4 day ers
MARK .	the state many particular structures to \$10 m (1945)			anyny
N videlwar	helical DP house of values			Ansala ana
R crown	approxy management			2 particip
2 gimmilia	the entropy of	and a lease share		Emerica spr
g contractor and a	ran a developed			s brands
2 analog	apple excitation			A months sign
C-140/0 g	Epileir duryship for 423 and 42.0485 ayer scene pointer, 870.0			Emails age
D DEBONITOR	Avera Trill (MITC) C			himmen ha sage
g layong	Initial Extensioning Secula	s and genn		2 particips
N ebuar	Deriver Inserv Drift			A met a mo
MARKED and				/



2007 Compare some projektion Stimulis insdes i svyland signer stedar i system velt. Pyr p3. Proje somet in Systems of Dip of 2009, Diag to System i og page og Dinastes, under er som opkill the breekte of programmed in byte ted missionsometers in geng to build mere opsible and welding emissioned systems arma was on non-control high opforwards or another particulation with:

#### **Quantized Neural Networks**

I Silino / Real (Mean)		Constant in the	and at the in
o tabl () itself 10	() пагланаз 8 — Штаназ 8 — Ника	<u>in</u> wapen	
lo developing solveds and	inpress pression!		
37 annis	prinsen Quinterer	AL DESCRIPTION OF	-@-ROLCOMP
Funda maria 🔹 Bernyadh	nom i	Senis war fit is U.S. et Fier	Red Mar Construction
بوالمرجا لمتموطير 🚺	To had be also as a second of a 10% base		м холо канантаулар
in hea	Pringel Apple for Labors also ratio and all the	w.	Zágag
in coloria	Alded count to PHO = (Utable Added even	Development	
in two	Adved support for PNQ or USAR. Added sources	dential free i problem	I media age
E CONTRACTIONS	Uplose: CONTROL/DRICING		21000000
E ULADA	Priss percent		a years ago
C MINING.	Mitches which is built damp whill be	WWO DOLLARS	Zonenage
E N MAR AN	правляется с		casarsage
E there	Adved upped to PTRL e (Ubds. Added every	de diffice (preas	2 meetin age

PREADVING

#### BNN-PYNQ PIP INSTALL Package

This type contains the cip install package for downized Neural Network (2006) on Aritis. Two different network populations have industry instally Chinard. (2) as described in the TMM Coper. Many there are excitigining picture available as gravitage different processor for morphic and extenders.

- Ebbrueights and Ebblactivedon (Wirklighter GRV and LPC)
- Ebbrydghol and 2 bit activation (WEA2) for GHV and LFC.
- 2 bit weigh a end 2 bit activation (W242) for GHV

We capped 2 Liondo for Ladden narodencian which are Fyrey 21. Fyrey 21 and Ut of 6 (+1) 2002 in apply

## Xilinx Runtime for PCIe Attached FPGAs

\$1.58 com	ю можен	CANNER	<u>11</u> = 00 m 0	409	¢ ner bece
inst sur-	har pair regura		Grow on the lay	and the Post in	One or descent of
🚊 et salten härpes	or repaid Physics diamailary Missia 12			Line or	nt same shere an
in hald	Optional designation for 2210, an	i dan selap bander film (K	wj.		T days age
000	Mark DAA ng Karang wata Aka sa	separated			s dage ogs
1 (C)	Megapit repeat FMD from Crawn	ria (Miterial gil)			Z bove age
in terms	Paralain/aged link_lag				10 slage app
E) altianos	Minor test dieser vo				25 days age
B n that	Update topicity (CDVCE file				1 marcha ago
NUMBER OF STREET	Capable REPORT AND				hdapi aga
W READWLER					
Xilinx	Runtime				
00.	MA (1994) ML (1994)				
_					

...More on <u>www.github.com/Xilinx</u>

# Python is increasingly the Language of Choice

## Top Programming Languages, IEEE Spectrum, July'18

Lar	nguage Rank	Types	Spectrum Ranking
1.	Python	⊕ ⊒∎	100.0
2.	C++		98.4
3.	с		98.2
4.	Java	⊕∏⊋	97.5
5.	C#	⊕□₽	89.6
6.	PHP	•	85.4
7.	R	-	83.3
8.	JeveScript	⊕□	82.6
9.	Go	⊕ 🖓	76.7
10	Assembly		74.5

https://spectrum.ieee.org/at-work/innovation/the-2018-top-programming-languages



https://stackoverflow.blog/2017/09/06/incredible-growthpython/

# Python is increasingly the Language of Choice

## Top Programming Languages, IEEE Spectrum, July'18

Language Rank	Types	Spectrur	m Ranking
1. Python	Image: Text and the second	100.0	
2. C++		98.4	
3. C		98.2	
4. Java	⊕∏⊋	97.5	
5. C#	$\oplus$ D $\square$	89.B	Python is listed as an
6. PHP	۲	85.4	embedded language
7. R	-	83.3	for the first time
8. JeveScript	⊕□	82.6	
9. Go	⊕	76.7	
10. Assembly		74.5	

https://spectrum.ieee.org/at-work/innovation/the-2018-top-programming-languages



https://stackoverflow.blog/2017/09/06/incredible-growthpython/

# Python is increasingly the Language of Choice

## Top Programming Languages, IEEE Spectrum, July'18

Langua	ge Rank	Types	Spectrun	n Ranking
1. Pyt	hon	Image: Text Text Text Text Text Text Text Text	100.0	
2. C++	ŀ	□ 및 ≇	98.4	
3. C		□₽♥	98.2	
4. Jav	а	⊕∏⊋	97.5	
5. C#		⊕ 🕽 🖓	89.8	Python is listed as an
6. PH	P	•	85.4	embedded language
7. R		-	83.3	for the first time
8. Jev	aScript	⊕□	82.8	
9. Go		⊕	76.7	
10. Ass	embly		74.5	

https://spectrum.ieee.org/at-work/innovation/the-2018-top-programming-languages



https://stackoverflow.blog/2017/09/06/incredible-growthpython/

# Python is the fastest growing language: driven by data science, AI, ML and academia











# **PYNQ Community – ML, Non-ML & Academic Partners**



# **PYNQ Community – ML, Non-ML & Academic Partners**



# **PYNQ Community – ML, Non-ML & Academic Partners**



# Xilinx open source engagements related to today's TVM meeting

#### About VTA

The Mercetile Tensor Accelerator (MTU) is an exception of the PMM Romanovk vising real to advance deep learning and honorona. imovation, with a significant processing that exposes a root, we programming approximation to descrete computerand memory mentions at the tensor level. We declared V late ensure the most subsect and unmore thought-infinite of mainteener laser learning white terms specalized, DNA lookitizes, and regibili compute homory addicate

Man a standalance associated Recipy Weap, and the and substant Particulation arbitrary, 2 PT sections, and an astronomy complexisted location TVM. The current release includes albehavioral hardware simulator, as well as the inflatinghavior to deplot VTA ne has one DNE textures in fart prototyping By asterling the Table stark althum saturalizable, and syan more resplanning hardware accelerator design we are experiences renourers and-to-and despileanting task from the righ-level dwar learning. fanework down to the actualihardware decign and implementation. This torms at ruly end-to-end from software-to-hardware coenproperty plant. For three barriers restaurs



## Universityoi Strathclyde

#### SOFTWARE DEFINED RADIO WITH RESOC & PYNQ

Robert W Stewart, Louise Crockett, Craig Ramsay, Josh Goldsmith, David Northcote, Kenny Barlee Department of Electronic and Electrical Engineering, University of Stratholyde, ristewart@strath.ac.uk

#### Open Source BNNs on Xilinx's Python Productivity Kit









XDF

#### Caffein-Al-tor

Souble deep learning CNNs with large and emption rangeitian, feeding predictive mechine learning, to bring you the optimal caffeine kick.

Alveroet E Ful instructions provided (3) I0 losus (8) 781



#### Everyone's a Critic: A Tool for Exploring RISC-V Projects

Desire Richmond, Michael Ramon, and Ryan Review. Department of Computer Science and Line Interime University of California San Diago La Jella Childrenia 50104 drichmond, infrancos, karther at engineed ada

diamet. The RECF specification is a highly fluible spectrum and reflections of processor designs for comparison motion for bracked processes. The EDCX EX is reguly presently, and educates can use this test to build RECV trie, vander agnesis, sastly paralle between development en-demonstrie, and highly finally to match the demands of an application. These characteristics and a BEFOV a solution Dis-choice for an EPGA solit processor and this has being to although alactivities in academia and industry, illustrate, the cheer number of 1890.7 projects can be dearning for potential works. This coper docation a tool for capto ing 2000-17 projects. Our read presides a reducinterfact for controling GCan code, mate, and

bandmarks. Our half is parkaged with interactive interials for examine, molifying, and reproducing our meth.

#### 1. Democratic may The KDOW specification is a reguliphree destruction list. Ashistene (ISA) student for low-cest processes (1). The speakation deliner 30-bit, 32-bit embedded, 14-bit, and 12bbit have 16.4s and epidenal recentions for compressed, multipleaton, atomic, might double, and quad-preserves floring. point instantions. This has had to bell to whileywal adoption in scalaria and industry and an everyhelming proliferation of preject. For startely, the Rodaet Chip from UC Barke ley implements the canonical REC-F System-on-Chip for authinotary seconds [2]. The contenia star on Vectorikies



constraints Milling a month for TERVY community can exam-

#### FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud

2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture

Sagar Karandikar, Howard Naw, Donggyu Kim, David Biancolin, Alon Amid, Daveol Loe, Nathan Perebarton, Emmanuel Amaro, Colin Schmidt, Aditya Chopra, Qijing Huang, Kyle Koyacs, Borivoje Nikelie, Randy Kata, Jonathan Bachrach, Krate Asanović

Department of Electrical Environmentary and Computer Sciences, University of California, Barkeley (ragari, zhmae, dgiin, biancolin elonamid, dayvoi, rathanp, anars, celisr, adiehepsa, eifny,huny, kylekowa, how nunly, jdy, kwe@eecaberkeley.ola

# Xilinx open source engagements related to today's TVM meeting



© Copyright 2018 Xilinx

# Finally, Xilinx & building new open source communities...

**Cloud Free Trials** 

# Get started with Alveo accelerator card applications today on the Nimbix Cloud

Nimbix has partnered with Xilinx to provide developers and engineers a trial account that provides up to 100 hours of free time.

on the Nimbix Cloud using Xilinx Tools and Accelerators.



## **DAC2019 Design Contest**



XILINX Open Hardware 2019





#### 2019 System Design Contest

Sponsored by ACM SIGOA & DAC along with Premier Pathorm Sponsors NVIDIA and Xilinx and Systems Summary City

Show Your Takenta in Machine Learning on EmbeddedHandware Platforms, Complimentary Residuation Towards Grand Cash Prizel

Contest featists will be invited to give demonstrations in the exhibitionhall during the Design Automation Conference, June 3 - June 6, prop in Lao Vegeo, MV.



Xino University Program FPOA and **BOC University Design contest** 

PINJ Germania Acceleration

2015 Registration

MC PLATFORMS RECOURCED BUILD RECORDATION 2010 FINALIOTO

#### Platforms AN DALE HALF HALF LOTHER.

abare to be ampetho

and there.

Any current fully patromicalinal / and also can be used for the Upon true tile anisoteley Amazon 105 BADD and other dead

Reportation is now open. //or incusis and takens of up to them GB/ 61561

The similar faits increasing the increasing the second s antification of the submitted by he base denote.

here Jack in complitive rates and reduce collin-

for en guestions related in the competition, please vorted



C.P. Lourds with exactenit stance time emittable from Section i and space association from the or the Penn university Program for a constant of the section.



Xilinx Great for exploring and deploying inference

Xilinx Open Source We're actively engaging with TVM and other communities

> Email: graham.schelle@xilinx.com Visit: Boulder, Colorado



© Copyright 2018 Xilinx

# Adaptable.



# **Edge to Cloud Inference – Automotive**



# **Edge to Cloud Inference – Automotive**



# **Edge to Cloud Inference – Automotive**



# **Edge to Cloud Inference – Xilinx Platforms**





Cloud Platforms Power Efficient, PCIe, Networking

# **Edge to Cloud Inference – IIoT Latency/Data Example**



# **Edge to Cloud Inference – IIoT Latency/Data Example**



# **Edge to Cloud Inference – IIoT Latency/Data Example**



#### XILINX.

© Copyright 2018 Xilinx

Amazon Route 53 53 Standard Storage & Requests:

A TO

٠

Storage: