

# Inference Architectures @Xilinx

Graham Schelle, PhD  
Principal Engineer  
Xilinx Research Labs



# Xilinx Headlines



Global Shopping Festival 2018 Alibaba Cloud


Deals of the Year

When Databases Meet FPGA – Achieving 1 Million TPS with X-DB Heterogeneous Computing

When Databases Meet FPGA – Achieving 1 Million TPS with X-DB Heterogeneous Computing  
alibabacloud.com

The banner features a blue background with a central illustration of a server rack, a laptop, and a tablet, all connected by glowing lines, symbolizing heterogeneous computing.


Children's Hospital of Philadelphia And Edico Genome Achieve Fastest-Ever Analysis Of 1,000 Genomes




Twitch Chooses Xilinx to Enable its Broadcast-quality Livestream of eSports

# Agenda

- > Xilinx Adaptive Architectures
- > Inference Architectures
- > Open Source





# Xilinx Adaptive Architectures



Traditionally, FPGAs for massively data-parallel applications

# Xilinx Adaptive Architectures



Traditionally, FPGAs for massively data-parallel applications


In 2011, Zynq introduced (ZU+ in 2015) ARM CPUs added for embedded applications



# Xilinx Adaptive Architectures – Alveo & Versal




In 2018, Alveo introduced Accelerator cards for data center workloads




Coming in 2019, Versal Platform Adaptive compute acceleration platform (ACAP)

# Inference Architectures



# Inference Architectures – Evolving Frameworks




Andrej Karpathy on Twitter

## > Increasing, Evolving Workloads

- >>> New acceleration needs & algorithms
- >>> ML “infused” in many applications
- >>> Adaptable HW a key benefit



# Inference Architectures – Evolving Frameworks



Andrej Karpathy on Twitter

## > Increasing, Evolving Workloads

- >> New acceleration needs & algorithms
- >> ML “infused” in many applications
- >> Adaptable HW a key benefit


## > Move to Lower Precision

- >> ML inference moving to INT8 & lower
- >> Better Perf/W with similar accuracy
- >> Xilinx devices natively support variable precision

## > Compressed Networks

- >> Higher performance with reduced compute / memory needs
- >> Pruning & load balancing to match network requirements

# Inference Architectures – Evolving Workloads



## > Increasing, Evolving Workloads

- >> New acceleration needs & algorithms
- >> ML “infused” in many applications
- >> Adaptable HW a key benefit


## > Move to Lower Precision

- >> ML inference moving to INT8 & lower
- >> Better Perf/W with similar accuracy
- >> Xilinx devices natively support variable precision

## > Compressed Networks

- >> Higher performance with reduced compute / memory needs
- >> Pruning & load balancing to match network requirements

# Inference Architectures – Evolving Workloads



## > Increasing, Evolving Workloads

- >> New acceleration needs & algorithms
- >> ML “infused” in many applications
- >> Adaptable HW a key benefit

## > Move to Lower Precision


- >> ML inference moving to INT8 & lower
- >> Better Perf/W with similar accuracy
- >> Xilinx devices natively support variable precision

## > Compressed Networks

- >> Higher performance with reduced compute / memory needs
- >> Pruning & load balancing to match network requirements


# Inference Architectures – Precision vs Power

## FPGA:



Target Device ZU7EV • Ambient temperature: 25 °C • 12.5% of toggle rate • 0.5 of Static Probability • Power reported for PL accelerated block only

## ASIC:



Source: Bill Dally (Stanford), Cadence Embedded Neural Network Summit, February 1, 2017

Michaela Blott, Hot Chips 2018 Tutorial, "Overview of Deep Learning and Computer Architectures for Accelerating DNNs"

# Xilinx Cloud Inference - ML Suite Overlays with xDNN

## Adaptable


- > AI algorithms are changing rapidly
- > Adjacent acceleration opportunities

## Realtime

- > Lower latency than CPU and GPU
- > Data flow processing


## Efficient

- > Performance/watt
- > Low Power



- Built in Programmable Logic
- High Utilization, Thput or Latency Variants
- CPU offload for new layer exploration

## xDNN w/ xFDNN Compiler



## On-prem and cloud boards



## <https://github.com/Xilinx/ml-suite>





# Xilinx Edge Inference - DeePhi



(2013)



**DEEPhi**  
深 迪 菲 技

(2016)

“Learning both Weights and Connections for Efficient Neural Networks”, NeurIPS 2015

“EIE: Efficient Inference Engine on Compressed Deep Neural Network”, ISCA 2016

“ESE: Efficient Speech Recognition Engine with Compressed LSTM on FPGA”, FPGA 2017

# Xilinx Edge Inference - DeePhi



(2016)





(2013)

“Learning both Weights and Connections for Efficient Neural Networks”, NeurIPS 2015

“EIE: Efficient Inference Engine on Compressed Deep Neural Network”, ISCA 2016

“ESE: Efficient Speech Recognition Engine with Compressed LSTM on FPGA”, FPGA 2017




# Cloud & Edge Integration

GPSW540

## Integrate the AWS Cloud with Responsive Xilinx Machine Learning at the Edge

Richard Elberger  
Partner Solutions Architect  
AWS

Wesley Skeffington  
Principal Architect – Industrial & Medical  
Xilinx



re:Invent

© 2018, Amazon Web Services, Inc. or its affiliates. All rights reserved.




**David Holgrove** • 2nd  
Manager Cloud Computing at Deloitte  
1d • Edited

Great workshop on 'SageMaker: Machine Learning at the Edge with Xilinx and AWS', on 5 March/ed and Ultra96

...see more



# Xilinx and Open Source



# Xilinx and Open Source

## PYNQ

The screenshot shows the GitHub repository for PYNQ. The repository name is 'xilinx/pynq'. It has 17 forks and 1.1k stars. The repository description is 'PYNQ is an open source Python-based framework for using Xilinx FPGAs and SoCs in a Pythonic way. It provides a high-level API for configuring and programming the device, and a set of tools for building and deploying applications. PYNQ is designed to be easy to use and integrate with existing Python workflows. It is built on top of the Xilinx Vitis framework and is compatible with the Xilinx Vitis IDE. PYNQ is available for Linux and Windows. For more information, see the PYNQ website: <http://pynq.readthedocs.io/en/latest/>.

File Name	Size	Created
bin	1.1 MB	2 months ago
doc	1.1 MB	4 days ago
src	1.1 MB	4 days ago
test	1.1 MB	4 days ago
utils	1.1 MB	2 months ago
... (more files)	...	...

**PYNQ**  
PYNQ is an open source Python-based framework for using Xilinx FPGAs and SoCs in a Pythonic way. It provides a high-level API for configuring and programming the device, and a set of tools for building and deploying applications. PYNQ is designed to be easy to use and integrate with existing Python workflows. It is built on top of the Xilinx Vitis framework and is compatible with the Xilinx Vitis IDE. PYNQ is available for Linux and Windows. For more information, see the PYNQ website: <http://pynq.readthedocs.io/en/latest/>.

## Quantized Neural Networks

The screenshot shows the GitHub repository for BNN-PYNQ. The repository name is 'xilinx/bnn-pynq'. It has 2 forks and 200 stars. The repository description is 'BNN-PYNQ is a Python-based framework for using Xilinx FPGAs and SoCs in a Pythonic way. It provides a high-level API for configuring and programming the device, and a set of tools for building and deploying applications. BNN-PYNQ is designed to be easy to use and integrate with existing Python workflows. It is built on top of the Xilinx Vitis framework and is compatible with the Xilinx Vitis IDE. BNN-PYNQ is available for Linux and Windows. For more information, see the BNN-PYNQ website: <http://bnn-pynq.readthedocs.io/en/latest/>.

File Name	Size	Created
bin	1.1 MB	2 months ago
doc	1.1 MB	2 months ago
src	1.1 MB	2 months ago
test	1.1 MB	2 months ago
utils	1.1 MB	2 months ago
... (more files)	...	...

**BNN-PYNQ PIP INSTALL Package**

This repo contains the pip install package for Quantized Neural Networks (QNN) on PYNQ. Two different versions of the package are provided: one for PYNQ 2.0 and one for PYNQ 2.1. The PYNQ 2.1 version is the recommended one. For more information, see the BNN-PYNQ website: <http://bnn-pynq.readthedocs.io/en/latest/>.

- 1 bit width and 1 bit activation (W1A1) for QNN and LRC
- 1 bit width and 2 bit activation (W1A2) for QNN and LRC
- 2 bit width and 2 bit activation (W2A2) for QNN

We support 3 levels of quantization: 1 bit for Pynq2.1, Pynq2.0 and 1 bit for Pynq 2.0.

## Xilinx Runtime for PCIe Attached FPGAs

The screenshot shows the GitHub repository for Xilinx Runtime (RTM). The repository name is 'xilinx/rtm'. It has 17 forks and 1.1k stars. The repository description is 'Xilinx Runtime (RTM) is a software framework for using Xilinx FPGAs and SoCs in a Pythonic way. It provides a high-level API for configuring and programming the device, and a set of tools for building and deploying applications. RTM is designed to be easy to use and integrate with existing Python workflows. It is built on top of the Xilinx Vitis framework and is compatible with the Xilinx Vitis IDE. RTM is available for Linux and Windows. For more information, see the RTM website: <http://rtm.readthedocs.io/en/latest/>.

File Name	Size	Created
bin	1.1 MB	2 months ago
doc	1.1 MB	2 months ago
src	1.1 MB	2 months ago
test	1.1 MB	2 months ago
utils	1.1 MB	2 months ago
... (more files)	...	...

**Xilinx Runtime**

- OC
- IMA
- QDMA
- ML
- Storage

User Space Drivers

Linux Kernel Drivers

Embedded Runtime (ERT)

ERT Stack

...More on [www.github.com/Xilinx](http://www.github.com/Xilinx)



# Xilinx and Open Source

## PYNQ

**PYNQ**

PYNQ is an open source Python and Shell framework that makes it easy to design, develop and deploy on the Xilinx Zynq UltraScale+ MPSoC. PYNQ is a complete system on a chip (SoC) using the Xilinx Vitis design tool. It is a high level programming language for building applications on embedded systems. PYNQ uses an open source high performance embedded architecture.

## Quantized Neural Networks

**BNN-PYNQ PIP INSTALL Package**

This repo contains the pip install package for Quantized Neural Networks (QNN) on PYNQ. Two different neural network architectures are provided: AlexNet and VGG. The package is available for installation on PYNQ. More information is available in the README file.

- 1 bit width and 1 bit activation (W1A1) for QNN and LRC
- 1 bit width and 2 bit activation (W1A2) for QNN and LRC
- 2 bit width and 2 bit activation (W2A2) for QNN

We support 3 levels of hardware acceleration with Pynq21, Pynq22 and Ultra96 (aka PYNQ 3.0).

## Xilinx Runtime for PCIe Attached FPGAs

**Xilinx Runtime**

The Xilinx Runtime (XRT) architecture is shown as a stack of components:

- OC (OpenCL)
- FMA (FPGA Manager API)
- QCA (Quantized Core Accelerator)
- ML (Machine Learning)
- Device (FPGA)

The stack is divided into three main sections:

- User Space Libraries
- User Space Drivers
- Embedded Runtime (ERT)

RTT Stack


...More on [www.github.com/Xilinx](http://www.github.com/Xilinx)

# Python is increasingly the Language of Choice

## Top Programming Languages, IEEE Spectrum, July'18

Language Rank	Types	Spectrum Ranking
1. Python	🌐 🖥️ 📱	100.0
2. C++	📱 🖥️ 📱	98.4
3. C	📱 🖥️ 📱	98.2
4. Java	🌐 📱 🖥️	97.5
5. C#	🌐 📱 🖥️	89.6
6. PHP	🌐	85.4
7. R	🖥️	83.3
8. JavaScript	🌐 📱	82.6
9. Go	🌐 🖥️	76.7
10. Assembly	📱	74.5

<https://spectrum.ieee.org/at-work/innovation/the-2018-top-programming-languages>



<https://stackoverflow.blog/2017/09/06/incredible-growth-python/>


# Python is increasingly the Language of Choice

## Top Programming Languages, IEEE Spectrum, July'18

Language Rank	Types	Spectrum Ranking
1. Python	🌐 🖥️ 📱	100.0
2. C++	📱 🖥️ 📱	98.4
3. C	📱 🖥️ 📱	98.2
4. Java	🌐 📱 🖥️	97.5
5. C#	🌐 📱 🖥️	89.6
6. PHP	🌐 📱	85.4
7. R	🖥️	83.3
8. JavaScript	🌐 📱	82.6
9. Go	🌐 🖥️	76.7
10. Assembly	📱	74.5

Python is listed as an embedded language for the first time

<https://spectrum.ieee.org/at-work/innovation/the-2018-top-programming-languages>



<https://stackoverflow.blog/2017/09/06/incredible-growth-python/>


# Python is increasingly the Language of Choice

## Top Programming Languages, IEEE Spectrum, July '18

Language Rank	Types	Spectrum Ranking
1. Python	🌐 🖥️ 📱	100.0
2. C++	📱 🖥️ 📱	98.4
3. C	📱 🖥️ 📱	98.2
4. Java	🌐 📱 🖥️	97.5
5. C#	🌐 📱 🖥️	89.6
6. PHP	🌐	85.4
7. R	🖥️	83.3
8. JavaScript	🌐 📱	82.6
9. Go	🌐 🖥️	76.7
10. Assembly	📱	74.5

Python is listed as an embedded language for the first time


<https://spectrum.ieee.org/at-work/innovation/the-2018-top-programming-languages>



<https://stackoverflow.blog/2017/09/06/incredible-growth-python/>

Python is the fastest growing language: driven by data science, AI, ML and academia

# PYNQ Python Productivity for Zynq






# PYNQ Python Productivity for Zynq


Jupyter notebooks,  
browser-based interface




Jupyter web server	
IPython kernel	
Ubuntu-based Linux	Overlays/designs
ARM A9 / A53	ZU+ Fabric




# PYNQ Python Productivity for Zynq



# PYNQ Python Productivity for Zynq



# PYNQ Python Productivity for Zynq



# PYNQ Community – ML, Non-ML & Academic Partners

### Extended Kalman filter

University Sydney





Diagram illustrating the architecture of an Extended Kalman Filter (EKF) implemented on a PYNQ device. The diagram shows a sequence of operations including state estimation (Est. MEAN, Est. COVAR) and various mathematical blocks (ADD, MUL, DIV) connected by data paths.

### spoonNN

ETH Zurich  
FPGA based neural network inference project




Block	Resource	Frequency	Area	Latency	Power	Area	Latency	Power
1	ADD	1000000	1000000	1000000	1000000	1000000	1000000	1000000
2	MUL	1000000	1000000	1000000	1000000	1000000	1000000	1000000
3	DIV	1000000	1000000	1000000	1000000	1000000	1000000	1000000
4	ADD	1000000	1000000	1000000	1000000	1000000	1000000	1000000
5	MUL	1000000	1000000	1000000	1000000	1000000	1000000	1000000
6	DIV	1000000	1000000	1000000	1000000	1000000	1000000	1000000
7	ADD	1000000	1000000	1000000	1000000	1000000	1000000	1000000
8	MUL	1000000	1000000	1000000	1000000	1000000	1000000	1000000
9	DIV	1000000	1000000	1000000	1000000	1000000	1000000	1000000

Diagram illustrating a neural network architecture for object detection. It shows a network of layers (input, hidden, output) and a corresponding hardware implementation on a PYNQ device. A table below the diagram lists resource usage for various blocks.

### iSmart DNN


FPGA-based neural network inference for DAC 2018 contest



Screenshot of the iSmart DNN project page on GitHub, showing the repository structure and project description.

### TGIIF

1st place in the DAC 2018 design contest for neural network object detection




Screenshot of the TGIIF project page on GitHub, showing the repository structure and project description.



# PYNQ Community – ML, Non-ML & Academic Partners

### Extended Kalman filter


University Sydney



### spoonNN


ETH Zurich

FPGA based neural network inference project




### iSmart DNN

FPGA-based neural network inference for DAC 2018 contest



### TGIIF


1st place in the DAC 2018 design contest for neural network object detection



### PYNQ bot

IT Tallaght

Control of robotic car from PYNQ



Quick Start


- 1. Download the PYNQ bot software from the PYNQ website.
- 2. Connect the PYNQ bot to the PYNQ board.
- 3. Run the PYNQ bot software on the PYNQ board.

Mathematical and Electrical Structure of PYNQ BOT

### PYNQ LED cube

Fudan University, Xilinx China


Controlling an LED cube from PYNQ



### SPYN

Xilinx ISM, Trenz electronics

Industrial motor control




### PYNQ computer vision

Xilinx labs

Build a vision processing pipeline from xfOpenCV

PYNQ - Computer Vision





Quick Start


- 1. Connect the PYNQ board to the PYNQ board.
- 2. Run the PYNQ computer vision software on the PYNQ board.

# PYNQ Community – ML, Non-ML & Academic Partners

<b>Extended Kalman filter</b> University Sydney	<b>spoonNN</b> ETH Zurich FPGA based neural network inference project	<b>iSmart DNN</b> FPGA-based neural network inference for DAC 2018 contest	<b>TGIIF</b> 1st place in the DAC 2018 design contest for neural network object detection
----------------------------------------------------	-----------------------------------------------------------------------------	-------------------------------------------------------------------------------	----------------------------------------------------------------------------------------------

 <b>PYNQ bot</b> IT Tallaght Control of robotic car from PYNQ	 <b>PYNQ LED cube</b> Fudan University, Xilinx China Controlling an LED cube from PYNQ
---------------------------------------------------------------------------------------------------------------------------------------------------------	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

<b>SPYN</b> Xilinx ISM, Trenz electronics Industrial motor control	<b>PYNQ computer vision</b> Xilinx labs Build a vision processing pipeline from xfOpenCV
--------------------------------------------------------------------------	------------------------------------------------------------------------------------------------




# Xilinx open source engagements related to today's TVM meeting

## About VTA

The **VTA** (Vector Tensor Accelerator) is an open-source hardware accelerator designed to advance deep learning and hardware innovation. It is a programmable accelerator that exposes a rich, easy programming abstraction to describe compute and memory operations at the tensor level. We designed VTA to expose the most fundamental tensor characteristics of mainstream deep learning operations, such as tensor operations, DMA load/store, and regular compute/memory addresses.

VTA is based on a standard accelerator design IP as an IP core and solution that includes silicon, a JIT runtime, and an optimizing compiler. The current release includes behavioral hardware simulator, as well as the infrastructure to deploy VTA on the current FPGA hardware. In the past, we have been awarded the ACM award with a subcommittee award in the deep learning hardware accelerator design as an emerging hardware end-to-end deep learning stack through sign-extended learning framework down to the actual hardware designed implementation. This is the first step to end from software-to-hardware open source stack for deep learning systems.



### SOFTWARE DEFINED RADIO WITH RFSoc & PYNQ


Robert W. Stewart, Louise Crockett, Craig Ramsay, Josh Goldsmith, David Northcote, Kenny Barlee  
 Department of Electronic and Electrical Engineering, University of Strathclyde, r.stewart@strath.ac.uk

## Open Source BNNs on Xilinx's Python Productivity Kit PYNQ



```
from machine import Pin
from time import sleep

pin = Pin("IO0", Pin.OUT)
while True:
    pin.value(1)
    sleep(1)
    pin.value(0)
    sleep(1)
```



MicroPython

## Everyone's a Critic: A Tool for Exploring RISC-V Projects

David Eckhardt, Michael Krenn, and Ryan Rader  
 Department of Computer Science and Engineering  
 University of Colorado, Fort Collins  
 Ft. Collins, Colorado 80508

Abstract: The RISC-V specification is a highly flexible specification for general-purpose processors. The RISC-V ISA is highly flexible, allowing users to define custom instructions, extensions, and hardware blocks to match the demands of an application. These characteristics make RISC-V a natural choice for the FPGA and processor and this has led to widespread adoption in academia and industry. However, the sheer number of RISC-V projects can be daunting for potential users.

This paper describes a tool for exploring RISC-V projects that provides a methodology for creating an overview, state, and hardware blocks that is portable with hardware blocks for creating, modifying, and reconfiguring the tool.



## 2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture

### FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud

Sagar Karandikar, Howard Mao, Donggu Kim, David Biancolin, Alon Arad, Devool Lee, Nathan Pemberton, Emmanuel Amaro, Colin Schmidt, Aditya Chopra, Qiyang Huang, Kyle Borraes, Borivoje Nikolic, Randy Katz, Jonathan Bachrach, Erico Auzanovic

Department of Electrical Engineering and Computer Sciences, University of California, Berkeley  
 {sagar, thomas, dgcim, biancolin, alonamid, devool, nathorp, amaro, colin, adichopra, qiyang.huang, lytkovenc, borraes, randy, jeb, katz}@eecs.berkeley.edu

## Caffein-AI-tor

Double deep learning CNNs with face and emotion recognition, feeding predictive machine learning, to bring you the optimal caffeine kick.

Advanced Full instructions provided 10 hours 7h



hackster.io



# Xilinx open source engagements related to today's TVM meeting

About VTA

## University of Washington

VTA (Vitis-based Tensor Accelerator) is an open source solution that includes delivery of JIT runtime and an optimized compiler-based TVM. The current release includes behavioral hardware simulator, as well as the infrastructure to deploy VTA on FPGAs and SoCs. In this presentation, by introducing the TVM stack with a substrate, we explain how deep learning hardware accelerator designs are being re-implemented end-to-end (designing back from high-level deep learning framework down to the actual hardware designed implementation). This is an end-to-end from software-to-hardware open source stack for deep learning systems.




## SOFTWARE DEFINED RADIO WITH RFSoc & PYNQ

Robert W. Stewart, Louise Crockett, Craig Ramsay, Josh Goldsmith, David Northcote, Kenny Barlee  
Department of Electronic and Electrical Engineering, University of Strathclyde, r.stewart@strath.ac.uk



### Open Source BNNs on Xilinx's Python Productivity Kit PYNQ



Xilinx Research



```
from machine import Pin
from time import sleep

pin = Pin("IO0", Pin.OUT)
while True:
    pin.value(1)
    sleep(1)
    pin.value(0)
    sleep(1)
```



MicroPython

## UC San Diego

### Everyone's a Critic: A Tool for Exploring RISC-V Projects

Heiko Eckhardt, Michael Kasper, and Ryan Kasper  
Department of Computer Science and Engineering  
University of California San Diego  
La Jolla, CA 92037  
eckhardt,ekasper,kasper@ucsd.edu


Abstract: The RISC-V specification is a highly flexible specification for general processors. The RISC-V ISA is highly flexible, allowing many possible extensions and configurations, and being flexible to match the demands of an application. These characteristics make RISC-V a viable choice for an FPGA and processor and this has led to widespread adoption in academia and industry. However, the sheer number of RISC-V projects can be daunting for potential users.

This paper describes a tool for exploring RISC-V projects that not only provides a mechanism for viewing (or executing) code, but also provides the tool with interactive features for exploring, modifying, and reconfiguring the code.

#### 1. INTRODUCTION

The RISC-V specification is a highly flexible instruction set architecture (ISA) targeted for business processors [1]. The specification defines 32-bit, 64-bit, 128-bit, and 256-bit base ISAs and optional extensions for compressed instructions, atomic, single-precision, and quad-precision floating-point instructions. This has led to widespread adoption in academia and industry and an ever-growing proliferation of projects. For example, the RiscV Chip from UC Berkeley implements the essential RISC-V System-on-Chip for architecture research [2]. The academic that is Venkatesh

can use the collection of processor designs for comparing results, and students can use the tool to build RISC-V systems [3]. As a result, the RISC-V community has generally a flexible testing and development tool that encourages exploration.



2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture

UC Berkeley

### FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud

Sagar Karandikar, Howard Mao, Donggu Kim, David Biancolin, Alon Arad, Devool Lee, Nathan Pemberton, Emmanuel Amaro, Colin Schmidt, Aditya Chopra, Qiyang Huang, Kyle Borraes, Borivoje Nikolic, Randy Katz, Jonathan Bachrach, Erico Azevedo

Department of Electrical Engineering and Computer Sciences, University of California, Berkeley  
{sagar, thomas, dgcim, biancolin, alonamid, devool, nathorp, amaro, colin, adichopra, qiyang.huang, lytkovenc, boris, randy, jeb, katz}@eecs.berkeley.edu

### Caffein-AI-tor

Double deep learning CNNs with fast and smart predictive machine learning, to bring you the optimal caffeinic kick.

Advanced Full instructions provided 10 hours 71



# Finally, Xilinx & building new open source communities...

Cloud Free Trials

## Get started with Alveo accelerator card applications today on the Nimble Cloud

Nimble has partnered with Xilinx to provide developers and engineers a trial account that provides up to 100 hours of free time on the Nimble Cloud using Xilinx Tools and Accelerators.

[pynq.io/community](http://pynq.io/community)



DAC2019 Design Contest



DESIGN AUTOMATION CONFERENCE  
DwC 2019 | Las Vegas, NV | June 2-6

Call to Contributions | Exhibit At DAC | Search | Search

### 2019 System Design Contest

Sponsored by ACM SIGDA & DAC along with Premier Platform Sponsors: NVIDIA and Xilinx and Systems Sponsor: Cadence

Where Your Talents in Machine Learning on Embedded Hardware Platforms. Complimentary Registration Towards Grand Cash Prize!

Contest finalists will be invited to give demonstrations in the exhibition hall during the Design Automation Conference, June 3 - June 5, 2019 in Las Vegas, NV.

OpenHW Design Contest



HOME PLATFORMS RESOURCES RULES REGISTRATION SIGN UP NOW!

## XILINX Open Hardware 2019

### Xilinx University Program FPGA and SOC University Design Contest

The Xilinx Open Hardware Design Contest gives students the opportunity to showcase their technical and creative skills.

There are four categories for 2019:

- PhD Student
- PhD Graduate
- Graduate Assistant

This competition is open to PhD and undergraduate students in the Computer area. Entry fees are awarded in the hardware track category.

**Platforms**  
Any current fully programmable and may be used for the open hardware design contest.

Participants are encouraged to use [Xilinx Zynq SoC](#) for their design.

XUP users will receive educational credits from Zynq and applications related to the Xilinx University Program for a total of \$5000 in software to the contest.

**2019 Registration**  
Registration is now open. Students and teams of up to three (3) team members.

The closing date for registration is **18 February 2019** and submissions to be submitted by **1st June 2019**.

Please check the [contest rules](#) and [register online](#).

For any questions related to the competition, please contact [contest@xilinx.com](#)



# Summary

Xilinx

Great for exploring and deploying inference

Xilinx Open Source

We're actively engaging with TVM and other communities

Email: [graham.schelle@xilinx.com](mailto:graham.schelle@xilinx.com)

Visit: Boulder, Colorado



**Adaptable.**  
**Intelligent.**



# Edge to Cloud Inference – Automotive




# Edge to Cloud Inference – Automotive




ADAS/AD Centra  
Module



# Edge to Cloud Inference – Automotive



# Edge to Cloud Inference – Xilinx Platforms




Edge Devices  
Custom I/O, ARM CPUs



Cloud Platforms  
Power Efficient, PCIe, Networking


# Edge to Cloud Inference – IIoT Latency/Data Example






# Edge to Cloud Inference – IIoT Latency/Data Example

## Example IIoT Control Rates




Distance NYC to LA: 2,800 miles  
Speed of light: 186,000 miles/s  
Round trip:  $2 \times 2800 / 186000 = 30\text{ms}$   
**Required Control Rate = 10ms**




# Edge to Cloud Inference – IIoT Latency/Data Example


Example IIoT Control Rates



Distance NYC to LA: 2,800 miles  
 Speed of light: 186,000 miles/s  
 Round trip:  $2 \times 2800 / 186000 = 30\text{ms}$   
**Required Control Rate = 10ms**



aws  
 SIMPLE MONTHLY CALCULATOR



E.g. Power Plant @ 8TB/Month